## PHBREAK:

## RISC ISP architecture the MIPS ISP

you read:

## text Chapter 3

## Summary of main points:

## Two objectives;

1] Describe the MIPS ISP architecture
2] expose the Reduced Instruction Set Computer (RISC) approach to architecture

## RISC approach: what it is not:

## CISC a la S/360, VAX (1970s)

$\mathrm{M}_{\mathrm{p}}$ is slow
( no caches, cycle times of 1-6 microseconds [vs. $100 \mathrm{nsec}=0.1$ microsec today] )
so instruction fetches are expensive, so let's make every instruction do a lot
let's mimic higher-level contructs, eg
If loop control (S/360 BXLE)
II stack push/pop (Burroughs B-5000, VAX)
II procedure call instruction (VAX)
"wired macroinstructions"
in general, lots of side-effects per instruction $\backslash$
\{ we can implement these easily (for free?), by writing long microroutines in vertical microstore\}

## What happened?

seemed OK thru the 1970 s, but in the 80 s

II $\mathrm{M}_{\mathrm{p}}$ got a lot faster, esp. with caches

- Microstore became as slow as Mp
- People increasingly needed to use compilers
- but compilers couldn't always generate efficient CISC code
- Programmers spent pages setting up a killer effect, so
- code was hard to understand or modify
- solution: a form of KISS:
- Reduced Instruction Set Computer


## RISC approach: what it is:

## Rationale

Reduced (small) set of simple instructions
II able to be used effectively by compilers
get rid of the slow microprogram store
i.e. instructions implemented by wired-logic controls
wired-logic decoders will be feasible and fast, as the instructions are simple and few in number
programs will have more instructions, but $\mathrm{M}_{\mathrm{p}}$ is now big ( $>1 \mathrm{Mbyte}$ ) and fast ( $<100 \mathrm{nsec}$ )

## RISC Empirical result:

In executing (e.g.) compiled C code
the product
(\# of instrs executed) * (mean execution time per instruction)
is usually smaller for RISC than for CISC

# the simpler control design was amenable to VLSI (single-chip cpus) so <br> the microprocessor world (MIPS, SPARC, PowerPC) is now all RISC 

except(!) Intel . . . and Motorola 68X00
but it could all change tomorrow.

## MIPS architecture

## (note simplicity wr to $\mathbf{S} / 360$, VAX)

ALL instrs have exactly 3 operands (KISS)
there are just 32 fast registers, $\$ 0-\$ 31$.
$c(\$ 0)=0$, always.

## $2^{30}$ memory cells,

4 bytes wide and byte addressed.
II Aligned word data begin at byte adresses of form 4 n .
II Index registers must be incremented by 4 when addressing word data.
ALL instructions 32 bits (1 word) long

## MIPS Instruction Formats

some instructions (eg binary ops) are RR format:

| op | rs | rt | rd | shamt funct |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 6 | 5 | 5 | 5 | 5 | 6 |

$$
\begin{aligned}
& \mathrm{c}(\mathrm{rs}) \text { bop } \mathrm{c}(\mathrm{rt}) \text {-> rd } \\
& \text { (Register Transfer) } \\
& \text { bop } \$ \mathrm{~d}, \$ \mathrm{~s}, \$ \mathrm{t}
\end{aligned}
$$

Example: If

\[

\]

## I-type (Register-Storage) format:

- some instructions (eg mem -> reg, reg -> mem) are I-type (Register-Storage) format:
op rs rt address
$65 \quad 5 \quad 16$
or, more naturally,
op ri rdaddress (op, index, dest'n, addr)
$\mathrm{c}[\mathrm{c}(\mathrm{ri})+$ address $]<->\mathrm{rd} \quad$ (RTL)

```
op $d, address($i) #comments
op $t, address($s)
lw $8,Astart($19)
#r8<-c(Astart + c(r19))
```

Note: address is only 16 bits but addresses are 30 bits

## Example:

```
swap(v[k], v[k+1}) is
in C:
swap (int v[], int k)
{
    int temp;
    temp = v[k];
    v[k]= v[k+1];
    v[k+1] = temp;
}
```

in MIPS asm: if
v is in $\quad \$ 4$
k is in $\quad \$ 5 \quad$ (MIPS parameter passing convention)
then
muli $\quad \$ 2, \quad \$ 5,4 \# \$ 2$ has $k * 4$, needed for \#word addressing
add $\quad \$ 2, \quad \$ 4, \quad \$ 2 \quad \# \mathrm{v}+\mathrm{k} * 4$ in $\$ 2$, DIY indexing, to form \# address of $\mathrm{v}[\mathrm{k}]$
lw $\quad \$ 15,0(\$ 2) \# \$ 15$ has temp $=\mathrm{v}[\mathrm{k}]$
lw $\quad \$ 16,4(\$ 2) \# \$ 16$ has $v[k+1]$
sw $\quad \$ 16,0(\$ 2)$
sw $\quad \$ 15,4(\$ 2)$
$\mathrm{c}[\mathrm{c}(\mathrm{ri})+$ address $]<->\mathrm{rd}$
is the only memory addressing mode, the assembler provides several others (later)

## Tests \& Branches:

| beq | $\$ 1$, | $\$ 2$, label | \#goto label iff <br> $\# \mathrm{c}(\$ 1)=\mathrm{c}(\$ 2)$ |
| :---: | :---: | :---: | :--- |
| bne | $\$ 1$, | $\$ 2$, label | \#goto label iff <br> $\# \mathrm{c}(\$ 1)$. ne. $\mathrm{c}(\$ 2)$ |

so
if $\mathrm{f}, \mathrm{g}, \mathrm{h}, \mathrm{i}, \mathrm{j}$ live in $\$ 16$ - $\$ 20$ then

$$
\begin{array}{ll} 
& \text { if }(\mathrm{i}==\mathrm{j}) \text { goto } \mathrm{L} 1 ; \\
& \mathrm{f}=\mathrm{g}+\mathrm{h} ; \\
\mathrm{L} 1: \quad \mathrm{f}=\mathrm{f}-\mathrm{h} ;
\end{array}
$$

```
compiles to
    beq $19,$20, L1 #goto L1 if i=j
    add $16,$17,$18 # f = g + h
L1: sub $16,$16,$19#f = f - i
```

the format: i format like lw, sw:

| op | rs | rt | addr |
| :--- | :--- | :--- | :--- |
| 65 | 5 | 16 |  |

The C code

$$
\text { if }(i==j) f=g+h ; \text { else } f=g-h:
$$

compiles to

$$
\begin{array}{lll} 
& \text { bne } \quad \text { \$19, } \$ 20, \text { Else } \quad \text { \#if } \mathrm{i} . \mathrm{NE} . \mathrm{j} \\
& \text { add } \quad \$ 16, \$ 17, \$ 18 \# \mathrm{f}=\mathrm{g}+\mathrm{h} \\
& \mathrm{j} \quad \text { Exit } \\
\text { Else: } & \text { sub } \$ 16, \$ 17, \$ 18 \quad \# \mathrm{f}=\mathrm{g}-\mathrm{h}
\end{array}
$$

Exit:
note the labels created by the compiler

Less-than test:
slt

$$
\begin{gathered}
\$ \mathrm{r}, \$ \mathrm{~d}, \$ \mathrm{t} \quad \# \mathrm{c}(\$ \mathrm{r})=1 \operatorname{iff} \\
\# \mathrm{c}(\$ \mathrm{~d})<\mathrm{c}(\$ \mathrm{t}) \\
\# \mathrm{else} \mathrm{c}(\$ \mathrm{r})=0
\end{gathered}
$$

blt $\quad \$ \mathrm{r}, \$ \mathrm{~d}$, label \#cf s/360 setting condition code
implemented as
slt $\quad \$ 1, \$ \mathrm{r}, \$ \mathrm{~d} \quad \# \$ 1$ gets 1 if $\mathrm{a}<\mathrm{b}$
bne $\quad \$ 1, \$ 0$, Less $\quad \#$ if $\$ 1!=\$ 0$ ie $\mathrm{a}<\mathrm{b}$

- assembler instruction nonexistent in hardware

In fact
blt \$d, \$t , label is assembled into
slt $\quad \$ 1, \quad \$ \mathrm{~d}, \$ \mathrm{t}$
bne \$1, \$0, label \#always use \$1-convention
(blt in hardware would take 2 clock cycles or stretch the clo interval)

## Case Statement: <br> (C's switch)

format:
$\begin{array}{lllll}\text { slt } & \$ r & \$ t & \$ d & \text { shamt funct } \\ 6 & 5 & 5 & 5 & 5\end{array}$

Now

The address field L1 is 16 bits.
So, to avoid limiting programs to $2^{16}$ bytes,
branch target is PC relative addressed. Thus if
$c(P C)=1000$
beq 1920100
branches to $100+c(\mathrm{PC})=1100$ if $c(\$ 19)=c(\$ 20)$
where PC is 32 bits
leading us to the . . .

## Digression

## Addressability

- definition: generating jump addresses in a space big enougl span the $\mathrm{M}_{\mathrm{p}}$ address space
- Why care?
- Sometimes, we don't:

IBM 7090 (1962-66)
-36 bit word
-one-word instructions comprising
op code | index reg | address
15 bits

- $2^{\mathbf{1 5}}=32 \mathrm{~K}$ was maximum primary memory size, so

CS 350

- no addressability problem
- recent trends to larger $\mathrm{M}_{\mathrm{p}}$ :
$2^{24}$ bytes (IBM System 360/370/390)
$2^{30}$ bytes (MIPS $3000 \& 4000$ chip)
and to no increase in instruction size:
32 bits (IBM 360/370/390)
32 bits (MIPS chip)
16 bits (DEC PDP-11/VAX,
for some instructions)
mean that an $\mathrm{M}_{\mathrm{p}}$ address can't fit into an instruction


## Addressability -

 some solutions1] addressing relative to the Program Counter or PC (Instruc Address Register or IAR)

DEC PDP-11 (inventor?) and now
MIPS chip
2] memory organized as 4 banks and the contents of a 2-bi bank register always prepended to the PC value

Control Data CDC 3600
write bank register instruction
a serious source of programming bugs
(forgot to change banks)

3] base-displacement addressing (IBM S/360)

$$
\begin{array}{r}
\text { address }=\operatorname{disp} \text { field }(12 \text { bits })+c\left(\mathrm{R}_{\mathrm{j}}\right)(32 \text { bits }) \\
\text { displacement base register }
\end{array}
$$

achievement: only 12 bits (disp) +4 bits (select BR) 16 bits of instruction space used to address $2^{32}$ by of $M_{p}$
assembler has to calculate displacements from symbolic labels
(Jump Foo ) so
assembler must know $\mathrm{c}\left(\mathrm{R}_{\mathrm{j}}\right)$ at assembly time
solution: assembler statements

USING $\mathrm{R}_{\mathrm{j}} \quad / *$ directive to the assembler; does not create an instruction for the hardware
followed immediately by */
LA Rj, ADC /* Load Address is a machine instruction,
adcon is an address constant */

ADC : (beginning of code)

- the above must appear at least every $2^{12}=4 \mathrm{~K}$ bytes throughout the source
( called, "establishing addressability")


## End of Digression on Addressability

Loops:
the C fragment

$$
\begin{array}{ll}
\text { Loop: } & g=g+A[i] \\
& i=i+j \\
& \text { if }(\mathrm{i}!=h) \text { goto Loop; }
\end{array}
$$

if
$\mathrm{A}[100]$ and if
g,h,i,j -> \$17, \$18, \$19, \$20
4 -> \$10
then

Loop: mult $\$ 9, \$ 19, \$ 10 \quad \# c(\$ 9)=i^{*} 4$
lw $\quad \$ 8, \operatorname{Astart}(\$ 9) \# \mathrm{c}(\$ 8)=\mathrm{A}[\mathrm{i}]$
add $\quad \$ 17, \$ 17, \$ 8 \quad \# g=g+A[i]$
add $\quad \$ 19, \$ 19, \$ 20 \# \mathrm{i}=\mathrm{i}+\mathrm{j}$
bne $\quad \$ 19, \$ 18$, Loop
will do it

## Case statement:

in C :
switch (k) \{
case $0: \mathrm{f}=\mathrm{i}+\mathrm{j}$; break; $/ *$ if $\mathrm{k}=0$ */
case 1: $\mathrm{f}=\mathrm{g}+\mathrm{h}$; break; $/ *$ if $\mathrm{k}=1 * /$
case $2: \mathrm{f}=\mathrm{g}-\mathrm{h}$; break;
case 3 : $\mathrm{f}=\mathrm{i}-\mathrm{j}$; break
\} /* here after break*/

Assume:


## Procedure Call

## need to

1] jump to Proc and remember where we came from so ws can do the return

2] change scope of variables (procedural languages), or
3] switch contexts (same concept, operating systems jargon) or

4] save and reload a bunch of registers (ISP jargon)

Minimal RISC MIPS only does the minimum - 1]
Maximal CISC VAX does it all! (Appendix E)

Jump and Link (JAL) procaddr
1] save where we are in $\$ 31$

$$
c(\mathrm{PC})+4->\$ 31
$$

2] jump to procaddr

$$
\begin{gathered}
\mathrm{c}\left(\mathrm{c}(\mathrm{PC})_{[\text {bits } 15-31]}\right)=\text { this instr }_{[\text {bits 15-31] }} \\
->\mathrm{PC}
\end{gathered}
$$

How to switch context/ save registers? (eg \$31)

- a stack, of course

MIPS conventions:
$\$ 29$ is stack pointer SP
stack grows into lower addresses (subtract 4 from SP to push a word add 4 to SP to pop a word)
to minimize proc call overhead due to register saves restores:
proc params are in $\$ 4-\$ 7$, extras on stack
callee saves (preserves) values in $\$ 16-\$ 23$, used by compiler for long-lived values
nobody but caller saves $\$ \$ 8$ - $\$ 15$
and \$24-\$25 ( PH page A-23)
CS 350

# Immediate operands (efficient access to little constants) 

- concept: put the constant itself, not its address in memory, the instruction
- pro:
saves one memory cell
saves one cycle to get the operand
- con
only room for 16-bit (halfword) constants in the instruction
- example:
\# add 4 to c(\$29)
lw $\quad \$ 24, \operatorname{Four}(\$ 0) \quad \# c($ Four $)=4$
add $\$ 29, \$ 29, \$ 24$
\# using immediate operands
addi $\$ 29, \$ 29,4$ Cs 350
which assembles to

\#compare c(\$18) to 12
slti $\quad \$ 8, \$ 18,12$
\# load 0000000000111101
\# 0000100100000000 into \$16

$$
\begin{array}{ll}
\text { lui } & \$ 16,61 \\
\text { addi } & \$ 16, \$ 16,2304
\end{array}
$$

# Summary <br> MIPS Addressing modes (p 131 PH) 

## Register addressing:

$\mathrm{rs}, \mathrm{rt}$, rd are 5 bit fields pointing to registers

## base-displacement addressing:

$c(\$ r s)+$ disp points to a memory cell.
lw $\quad \$ 1,100(\$ 2)$
immediate addressing:
low-order 16 bits of instruction is the data

$$
\text { addi } \quad \$ 1, \$ 1,224 \mathrm{~S} 350
$$

## PC - relative

low-order 16 bits of instruction is the (branch target) addres: interpreted as relative to the PC

```
80008 bne$8,$21, Exit
80012
80016
80020 Exit
```

assembles to

| 80008 | 5 | 8 | 21 | 8 |
| :--- | :--- | :--- | :--- | :--- |
| 80012 |  |  |  |  |
| 80016 |  |  |  |  |
| 80020 Exit |  |  |  |  |

# Common addressing modes Missing from MIPS 

## auto-increment, auto decrement (DEC

```
mov ($6)+,($3)+ # c(c($6)) -> c($3)
    # increment c($6), c($3)
mov (SP)+, stacktop # pop stack
mov stacktop, -(SP) # push onto stack
```


# storage-to-storage (IBM, DEC) 

```
mov A,B #A & B mem addresses
mov ($6),($3) # $6 & $3 point to
                                # mem addresses
super loop control (IBM)
```

BXLE R1,R3, braddr
braddr -> PC iff $c(R 1)<c(R 3)$.
Else R1<-c(R1)+1

## Arrays vs. Pointers

- Please study PH Section 3.11 carefully
- NB comparison of array and pointer versions of the little program

